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Abstract
This paper addresses the problems associated with the dc-link capacitor voltages of the three-level neutral-point-clamped power
converter: the imbalance of the capacitor voltages as well as the presence of an ac-voltage low-frequency oscillation in the dc link
of the converter. In order to cope with them, a mathematical analysis of the capacitor voltage difference dynamics, based on a direct
average continuous model, is carried out, considering a singular perturbation approach. The analysis leads to a final expression
where a sinusoidal disturbance appears explicitly. Consequently, the two problems can be handled together using the ordinary
formulation of a problem of regulating the output of a system subject to sinusoidal disturbances, applying classical control theory to
design the controller. In this way, the controller is designed including the disturbance estimate provided by a Luenberger observer
to asymptotically cancel the disturbance, while keeping also balanced the capacitor voltages. Experiments for a synchronous three-
level neutral-point-clamped converter prototype are carried out to evaluate the performance and usefulness of the converter working
as a grid-connected inverter under the proposed control law.
Keywords: Multilevel power converter, neutral-point-clamped (NPC) converter, voltage balancing, disturbance rejection,
Luenberger observer
1. Introduction
In the field of power conversion, more specifically in the
three-level neutral-point-clamped (NPC) converter [1], there
exists a phenomenon concerning the presence of sinusoidal dis-
turbances: a low-frequency voltage ripple is present in the neu-
tral point of the dc link [2, 3]. Concretely, the voltage difference
of the dc-link capacitors fluctuates at three times the fundamen-
tal frequency of the ac-side voltage. Note that, in this topol-
ogy, probably the most extensively applied at present multilevel
topology [4, 5], the dc link consists of two capacitors. Thus, if
the converter is connected to the grid, the ac-voltage fluctuation
has a frequency of 150 Hz, that is, 3 × 50 Hz.
This phenomenon affects the balance of the capacitor volt-
ages, and although, based on results reported by other re-
searches, it does not limit the usefulness of the converter for
practical applications, it represents a significant drawback since
the capacitors must be designed to stand the oscillation. In this
way, several strategies have been proposed [6, 7] to cope with
the problem, including the use of novel modulation techniques
[8], or improving the performance of others previously consid-
ered [9], to name a few. Important research is still being made
in this field considering various approaches [10, 11].
In addition to the elimination of the neutral-point voltage os-
cillation, the balancing of the dc-link capacitor voltages, which
is the main technical challenge of the NPC topology, should be
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guaranteed. The voltage imbalance problem, that produces a
voltage difference between the capacitors causing undesirable
distortion at the converter ac side, has been widely investigated
for this topology [12, 13]. Some modulation strategies provide
natural voltage balancing. Nevertheless, in any other case, ad-
ditional control effort is required. Significant results concern-
ing the implementation of distinct voltage balancing techniques
have been achieved [14, 15, 16, 17]. Among these techniques,
some are based on the exploitation of the redundant switching
states of the converter [18]. In other words, they are based on
the use of those different positions of the converter switches
that lead to the same generated voltage, but they cause different
effects on the capacitor voltages.
Therefore, there are two problems associated with the dc-
link capacitor voltages of the three-level NPC converter: (i) the
voltage imbalance of the dc-link capacitors and (ii) the pres-
ence of the ac-voltage low-frequency oscillation in the dc link.
This paper addresses both problems, considering a continuous
model of the converter [19], which includes the dynamics of
the voltage difference between the dc-link capacitors. Focusing
on these dynamics, a mathematical analysis of their behavior is
carried out, under the assumption of different time scales, that
it, adopting a singular perturbation approach1. This analysis
yields an approximated model where a sinusoidal function of
time whose frequency is three times the fundamental frequency
of the ac-side voltage appears explicitly. Consequently, the two
problems related to the dc-link capacitor voltages can be han-
1The authors also have worked out analysis of the converter dynamics in
other multilevel topologies, e.g., in the five-level diode-clamped converter [20]
and in the three-level diode-clamped back-to-back converter [21].
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Figure 1: Grid-connected three-phase three-level NPC inverter.
dled together using the conventional formulation of a problem
of regulating the output of a system under the presence of si-
nusoidal disturbances [22, 23], applying also classical control
theory to design the controller. In this manner, the analysis pro-
vides, compared with the strategies usually considered to deal
with these problems, an alternative control approach.
1.1. Rejection of sinusoidal disturbances
The effectiveness of a system can be seriously deteriorated
by the presence of sinusoidal disturbances. In the field of power
electronics, some well-known examples are the harmonic cur-
rents generated by non-linear loads in systems that incorporate
rectifiers such as variable speed drives or uninterruptible power
supplies [24], and the harmonic current in the neutral conduc-
tor of four-wire three-phase dc-ac converters [25]. However,
sinusoidal disturbances also appear in many other engineering
applications such as active noise and vibration control systems
[26], optical and hard disk drives [27], helicopter rotor blades
[28], and dc and stepper motors [29], among others.
Even though the problem of identifying and asymptotically
rejecting sinusoidal disturbances has been widely studied over
the years, it continues attracting special interest [30, 31, 32]. In
what follows, some control approaches considered to deal with
this problem are mentioned:
1. One of the most popular methods is based on the internal
model principle [33]. This property states that, to achieve
perfect cancelation, any regulator which solves the prob-
lem in question should incorporate in the feedback a redu-
plicated model of the dynamic structure of the disturbance
which must be tracked and/or rejected.
2. Adaptive control techniques are commonly used when the
disturbance parameters are unknown, applying the esti-
mate of the disturbance to reject the disturbance at the in-
put of the plant [34, 35, 36].
3. Other approach proposed solves the posed problem by
implementing an adaptive observer of the disturbance
[37, 38]. This observer is then incorporated in the con-
troller.
In this paper, considering the approximated model derived
from the analysis of the converter dynamics, an asymptotic dis-
turbance rejection approach is considered. Thus, the controller
proposed implements a Luenberger observer to estimate the dis-
turbance. Then, the disturbance estimate is used to asymptot-
ically cancel the sinusoidal disturbance, including also in par-
allel another control action for ensuring the regulation of the
capacitor voltages as well.
It is important to point out that this paper is an extension
of the work presented in [39], showing some remarkable dif-
ferences and improvements. In that paper, the mathematical
analysis is formulated in a NPC rectifier for a particular oper-
ating condition. Nevertheless, in the current paper, the analy-
sis is carried out considering the inverter operation mode, lead-
ing to a general result valid for any converter operating point.
In addition, experimental results for a synchronous three-phase
three-level converter prototype are included, corroborating in
this manner the mathematical analysis worked out. Conclusions
derived from the study of the frequency spectrum of the capac-
itor voltage difference also are discussed in this paper.
The outline of the paper is as follows. First, the model of
the converter is described in Section 2, and the control objec-
tives to achieve are stated in Section 3. Then, Section 4 is de-
voted to the analysis of the dc-link capacitor voltage difference
dynamics. Afterwards, Section 5 presents the proposed con-
troller, which is based on the disturbance estimation carried out
by a Luenberger observer. Simulation and experimental results
obtained with a laboratory converter prototype are discussed,
respectively, in Section 6 and in Section 7. Finally, some con-
clusions are presented in Section 8.
2. Model of the system
Figure 1 illustrates a schematic diagram of the three-phase
three-level NPC converter working as an inverter connected to
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the grid, which is the setup considered in this paper. The dc link
of the converter is composed of capacitors C1 and C2, both of
same capacitance C. Their respective voltages are represented
by vc1 and vc2 . Besides, the total dc-link voltage is defined by
Vdc. Phase voltages are denoted by vsa, vsb and vsc, and the
phase currents in the inductors L by ia, ib and ic. Notice that no
fourth wire is introduced in the circuit.
The voltages generated in points a, b and c, with respect to
dc-link neutral point o, are denoted by va, vb and vc, respec-
tively. These generated voltages depend on the switching states
of the converter, which are determined by the set of discrete
values of the gating signals δ∗a, δ∗b and δ∗c as follows
δ∗i =

1 → S i1 on, S i2 on → vi = vc1
0 → S i1 off, S i2 on → vi = 0
−1 → S i1 off, S i2 off → vi = −vc2 ,
(1)
for i = a, b, c.
Considering this preliminary description, the model of the
three-level NPC back-to-back converter presented in [19] is
adapted to the three-level NPC inverter application of the
present paper. This model is based on a direct average of the
characteristics and waveforms associated with each of the com-
ponents of the converter. Besides, the control inputs of the
model are defined by δa, δb and δc, and they represent the av-
eraged values of the gating signals (1) in a switching period.
Because these control inputs are implemented through a modu-
lator to obtain the gating signals, they should be located within
the domain
Dδabc ∈ R3 := Dδa × Dδb × Dδc , (2)
where Dδi = [−1, 1 ] for i = a, b, c, to generate correctly the
switching sequence.
As a result, the inverter model, expressed in stationary αβγ
orthogonal coordinates by means of the power-invariant form
of the Clarke Transform, describes the dynamics of the phase
currents and of the voltage difference between the dc-link ca-
pacitors. It is defined by
L
diα
dt = −vα + δα
Vdc
2
+
δαδγ√3 +
δ2α − δ2β
2
√
6
 vd (3)
L
diβ
dt = −vβ + δβ
Vdc
2
+
(
δβδγ√
3
− δαδβ√
6
)
vd (4)
C dvddt = −
2√
3
(
δαiα + δβiβ
)
δγ
(5)
− 1√
6
((
δ2α − δ2β
)
iα − 2δαδβiβ
)
,
where vd is the dc-link capacitor voltage difference
vd = vc1 − vc2 . (6)
Notice that the phase currents and the phase voltages are trans-
formed from abc into αβγ coordinates, yielding the current
variables iα and iβ, and the voltage variables vα and vβ, respec-
tively. Moreover, the control inputs also are transformed into
δα, δβ and δγ. Table 1 summarizes the variables of the system.
Table 1: Variables of the system model.
Variable Description
iα, iβ Phase currents
vα, vβ Phase voltages
δα, δβ, δγ Control inputs
vd Dc-link capacitor voltage difference
3. Control objectives
As pointed out before, this paper addresses the problems as-
sociated with the dc-link capacitor voltages of the three-level
NPC converter. With the aim of overcoming them, two specific
control objectives are stated:
1. The dc-link capacitor voltage difference vd should be kept
close to zero, remaining within a domain containing zero.
2. The low-frequency voltage ripple present in the dc-link
neutral point should be reduced to an acceptable level.
Concerning the first control objective, it entails the practical
stability [40] of the system. This concept, also referred to as
ultimate boundedness [41], deals with the boundedness proper-
ties of the state of a dynamic system. This requirement is due
to factors such as component imperfections, transients, or other
imbalances in the converter [12]. Moreover, it is also related to
the fact that the positions of the power switches of the converter
are restricted to belong to a finite set [42].
With regard to the second control aim, it is defined to ensure
a good performance of the converter. Note that if the sinusoidal
disturbance is neglected and no control method is devoted to
mitigate its effect, there is an increase in the power losses of the
system, and the operating life of the capacitors is decreased.
It is worth stressing that there also exists another control ob-
jectives which can be defined in relation to the instantaneous
powers of the three-phase circuit:
3. The instantaneous active and reactive powers, denoted by
p and q, respectively, and defined as
p = vsaia + vsbib + vscic = vαiα + vβiβ (7)
q =
1√
3
((vsa − vsb) ic + (vsb − vsc) ia + (vsc − vsa) ib)
(8)
= vαiβ − vβiα,
should be driven to their respective references p∗ and q∗.
Remark 1. Although the rest of the paper is focused on the
first two control objectives, it is necessary to design some other
control loop, because the third control objective should be also
fulfilled. In the following, it is assumed that there exist cer-
tain appropriate controller that deals with the regulation of the
variables p and q. Specifically, the control inputs δα and δβ are
used to this end. In this manner, the control input δγ remains
as a degree of freedom for coping with the voltage imbalance
problem and with the reduction of the low-frequency ripple.
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4. Analysis of the converter dynamics
This section is devoted to analyze the dc-link capacitor volt-
age difference dynamics (5), with the purpose of studying the
phenomenon of the voltage ripple that is present in the neutral
point of the dc link. In order to work out this mathematical anal-
ysis, an essential assumption related to a singular perturbation
approach is first posed [43].
Assumption 1. The instantaneous power dynamics are much
faster than the dc-link capacitor voltage difference dynamics.
Concerning this assumption, it leads to suppose in order to
study the behavior of (5) that the instantaneous powers have
been correctly regulated around their respective references2
p ≃ p∗ (9)
q ≃ q∗. (10)
To that end, an appropriate controller that uses the inputs δα
and δβ to control the instantaneous powers is assumed to be
implemented in the system.
Besides, since the previous assumption is related to the in-
stantaneous powers, but the voltage difference dynamics (5)
contain the current terms iα and iβ, the analysis begins ex-
pressing these dynamics in terms of power instead of current.
Thereby, according to (9) and (10), the phase currents are ap-
proximated, considering (7) as well as (8), by
iα ≃ 1|vαβ|2
(
vαp∗ − vβq∗
)
(11)
iβ ≃
1
|vαβ|2
(
vβp∗ + vαq∗
)
, (12)
defining in this manner a change of variables. It is important
to mention that the phase voltages in αβ coordinates can be ex-
pressed as
vα = |vαβ| cos (2pi f t + θ) (13)
vβ = |vαβ| sin (2pi f t + θ) , (14)
where f and |vαβ| are, respectively, the frequency and amplitude
of these variables. Parameter θ is the phase.
In the same way, concerning inputs δα and δβ, their expres-
sions are obtained introducing (11) and (12) in the phase current
dynamics, that is, in (3) and (4), and assuming that the capacitor
voltage imbalance is small, i.e., vd ≃ 0. Note that (5) also de-
pends on these control inputs, which regulate the instantaneous
powers of the system. Consequently, control inputs δα and δβ
can be described by
δα ≃ λ1vα − λ2vβ (15)
δβ ≃ λ1vβ + λ2vα, (16)
2In [39], a mathematical analysis of converter model is formulated for the
particular case when q∗ is set to zero to guarantee a power factor close to the
unity. Nevertheless, the analysis carried out in the present paper is completely
general, that is, it is valid for any converter operating point.
where λ1 and λ2 are the constant parameters defined by
λ1 =
2
Vdc
(
1 − 2pi f Lq
∗
|vαβ|2
)
(17)
λ2 =
4pi f Lp∗
Vdc|vαβ|2
. (18)
Both parameters λ1 and λ2 are included in the expressions (15)
and (16) for simplifying the notation used.
Finally, moving on to the dynamics under analysis, introduc-
ing (11)-(16) in (5), and considering some trigonometric iden-
tities and the constants µ1 and µ2 defined by
µ1 =
|vαβ|√
6
(
λ21 + λ
2
2
)√
p∗2+ q∗2 (19)
µ2 =
−
(
λ21 − λ22
)
p∗ + 2 λ1λ2 q∗(
λ21 − λ22
)
q∗ + 2 λ1λ2 p∗
, (20)
the reduced expression defined as follows
C dvddt =−
4 p∗√
3 Vdc
δγ + µ1 sin (3 · 2pi f t + 3θ + arctan (µ2)) , (21)
is derived. This result is the final expression of the analysis
carried out, and it represents an approximated model of (5). In
addition, notice that (21) corresponds to the dynamics that de-
scribe the internal behavior of the system when control inputs
δα and δβ are chosen to guarantee (9) and (10). Consequently,
the approximated model is related to the zero dynamics of the
system [44].
4.1. Conclusions and problem statement
The final expression (21) obtained is a general result valid for
any operating point of the system, i.e., for any desired value of
the instantaneous power references. Furthermore, it shows that,
under the assumption of a singular perturbation approach, the
highly nonlinear dynamics of the dc-link capacitor voltage dif-
ference defined by (5) can be noticeably simplified. The analy-
sis yields a linear differential equation that depends on control
input δγ and that also contains a sinusoidal function of time
whose frequency is three times the frequency of the grid.
This sinusoidal function represents, in the approximated
model derived from the analysis, the low-frequency voltage rip-
ple that is present in the neutral point of the dc link and that
affects the balance of the dc-link capacitor voltages. Therefore,
since this sinusoidal disturbance appears explicitly in (21), it
leads to rewrite this final expression as
C dvddt = −kd δγ + φ(t) . (22)
Parameter kd is the following constant
kd =
4 p∗√
3 Vdc
, (23)
and φ(t) is the sinusoidal disturbance defined as
φ(t) = µ1 sin (3 · 2pi f t + 3θ + arctan (µ2)) . (24)
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Notice that (22) takes the form of the formulation of a prob-
lem of regulating the output of a system in presence of distur-
bances [22, 23], for the linear case. In this way, to achieve the
control objectives in order to satisfactory cope with the prob-
lems associated with the dc-link capacitor voltages, control the-
ory can be applied to design the controller. This result, which is
a key point of the paper, provides a new approach to cope with
the problems addressed in this work.
Remark 2. An important observation is that the classical con-
cept of output regulation means that, for all possible initial con-
ditions of the closed-loop state variables, the error between the
system output and the tracking reference should tend to zero as
time tends to infinity. However, in this paper, it is not aimed
for vd(t) → 0 as t → ∞. The requirements are related to the
practical stability of the difference between the capacitor volt-
ages. Consequently, the control goals are related to a problem
of practical output regulation [45].
5. Design of the controller
The design of the controller to meet the control requirements
is based on the approximated model derived from the analysis
of the converter dynamics. Considering (22), the control algo-
rithm proposed adopts a disturbance rejection approach. In this
way, the sinusoidal disturbance of the approximated model is
estimated by a state space observer, and this estimate is then
applied to asymptotically reject the disturbance. Besides, a
proportional-integral (PI) controller is implemented in parallel
to ensure the regulation of the capacitor voltages.
5.1. Estimation of the sinusoidal disturbance
In order to estimate φ(t), i.e., the sinusoidal disturbance
present in (22), the first step is to express that equation as the
augmented linear system S described by
S :

x˙d =
1
C xφ1 − kdC u
x˙φ1 = xφ2
x˙φ2 = − (3 · 2pi f )2 xφ1 .
(25)
The capacitor voltage difference vd is represented by xd, while
variables xφ1 and xφ2 are the sinusoidal disturbance φ(t) and its
derivative over time, respectively. The system input u repre-
sents the control input δγ. In this manner, system S describes
the dynamics of (22), exploiting the knowledge and proper-
ties of the disturbance, particularly, the fact that its frequency,
which is three times the frequency of the grid, is known.
Considering that the output of the system is the variable xd,
the state space representation of system S is
S :

x˙ = Ax + Bu
y = Cx,
(26)
where x ∈ R3 is the system state vector defined by
x =
[
xd xφ1 xφ2
]T
, (27)
y ∈ R is the output, and u ∈ R is the control input. The matrices
A ∈ R3×3, B ∈ R3×1 and C ∈ R1×3 are, respectively, the state,
input and output matrices
A =

0 1C 0
0 0 1
0 − (3 · 2pi f )2 0

, B =

− kdC
0
0

, C =

1
0
0

T
. (28)
Since the observability matrix of (26) is full rank, system
S is observable. Thus, it is possible to use the system input
and output to construct an estimate of the state vector. In this
way, the second step is the design of a state space observer to
estimate the sinusoidal disturbance. Specifically, a Luenberger
observer, denoted by So, is considered in this paper, assuming
that the dc-link capacitor voltage difference is measurable. It is
defined by the equations
So :

˙xˆ = Axˆ + Bu + L (y − yˆ)
yˆ = Cxˆ,
(29)
where xˆ ∈ R3 is the estimated state vector described by
xˆ =
[
xˆd xˆφ1 xˆφ2
]T
, (30)
the estimated output is yˆ ∈ R, and the observer gain matrix, with
dimension 3 × 1, is represented by L. The rest of variables and
parameters have been already defined in (26). Consequently,
the estimate of the disturbance φ(t) corresponds to the variable
xˆφ1 of the observer state vector.
The motivation for considering a Luenberger observer is the
simplicity in the design and implementation of this state space
observer, compared with other possible disturbance estimation
approaches. Once the sinusoidal disturbance (24) is expressed
as an harmonic oscillator defining system S, this augmented
linear system is observable and the application of the observer
is direct, only requiring an appropriate selection of the values
of the elements of the observer gain matrix L. Notice that these
elements should be chosen in such a way that the observation
error dynamics are faster than the dynamics of system S.
5.2. Control Law
Finally, considering the disturbance estimate provided by the
observer, the proposed controller applies this estimated state
variable to asymptotically cancel the sinusoidal disturbance that
appears in (22). The control law is defined as follows
δγ = − 1kd
(
k
(
v∗d − vd
)
+ ki
∫ t
0
(
v∗d − vd
)
dτ − xˆφ1
)
. (31)
In this way, the controller also includes a PI-type control action,
where k is the proportional gain and ki is the integral gain. Both
gains are customary tuning parameters. Note that kd is the con-
stant defined previously in (23), and v∗d is the dc-link capacitor
voltage difference reference, which is set to zero.
Figure 2 depicts a schematic block diagram of the system,
taking into account the final expression (22) of the dc-link ca-
pacitor voltage difference dynamics, when both the controller
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Figure 2: Schematic block diagram of the controller with Luenberger observer.
and the state observer are implemented. The matrix H ∈ R1×3
defined by
H =
[
0 1 0
]
, (32)
is introduced to select the estimate of the disturbance, that is,
the state variable xˆφ1 of the observer.
6. Simulation results
This section is devoted to demonstrate the effectiveness of the
proposed controller, which is designed with the goal of practi-
cally stabilizing the voltage difference between the dc-link ca-
pacitors, while attenuating the sinusoidal disturbance present in
the neutral point of the dc link as well. For this purpose, the
inverter configuration of the three-level NPC converter shown
in Fig. 1 together with the proposed voltage balance controller
have been implemented and executed under PSCAD environ-
ment. The modulation strategy introduced to generate the gat-
ing signals of the converter is the space vector modulation pre-
sented in [46]. The values of the system parameters considered
in the simulation are summarized in Table 2.
It is worth stressing that the system requires other controller
to regulate the instantaneous powers, as stated in Section 3. In
view of this, the proportional-type direct power control strat-
egy proposed in [47] is adopted, and it is also implemented and
executed in PSCAD. The design parameters of this controller
together with those of the proposed voltage balance controller
are illustrated in Table 3. These parameters are selected in such
a way that the assumption of different time scales mentioned in
Section 4 is well grounded.
Besides, it should be mentioned that the values of the compo-
nents of the gain matrix L of the state observer (29) are chosen
such that the poles of the observer are faster than the poles of
system (26). System S has three poles: a pair of complex con-
jugate poles s1,2 = ± 3 ·2pi f j, which are pure imaginary poles,
and a real pole placed at the origin, s3 = 0. Because the value
of the grid frequency is 50 Hz, and the simulation has been car-
ried out with a sampling frequency of 5.6 kHz, the poles of the
Table 2: Simulation parameters for the three-level NPC converter.
Parameter Value
Sampling frequency ( fs) 5.6 kHz
Switching frequency ( fsw) 5.6 kHz
Grid frequency ( f ) 50 Hz
Phase voltages (vsa , vsb , vsc) 230 VRMS
Total dc-link voltage (Vdc) 800 V
Inductors (L) 3.5 mH
Capacitors (C1, C2) 1100 µF
Instantaneous active power reference (p∗) 10 kW
Instantaneous reactive power reference (q∗) 10 kVAr
Table 3: Design parameters of the voltage balance controller and of the instan-
taneous power controller.
Design parameter Value
Voltage balance controller proportional gain (k) 1
Voltage balance controller integral time (ki) 2.5
Instantaneous power controller constants (kp, kq) 4 · 10−6
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Figure 3: Evolution of vd (solid) applying the proposed controller, and refer-
ence value v∗d (dashed) of this variable.
observer have been placed in so1,2,3 = −9 ·2pi f . Thus, these poles
are much faster than the poles of the system, but they are slow
enough to be well suited for the sampling period.
Figure 3 illustrates the behavior of the variable vd, that is,
the time evolution of the voltage difference between the dc-link
capacitors. In this way, variable vd is kept close to zero at all
times, guaranteeing a solid voltage balancing. In addition, con-
cerning the second of the control objectives described in Sec-
tion 3, that is, the attenuation of the voltage ripple at three times
the fundamental frequency of the grid voltage, notice that ap-
plying the proposed controller there is no frequency content at
the frequency of the disturbance, i.e., at 150 Hz, as can be seen
in Fig. 4. Hence, the second control objective is also achieved.
7. Experimental verification
In order to validate the simulation results obtained before,
some experiments have been worked out. To than end, the
50 kVA laboratory prototype of the three-level NPC converter
shown in Fig. 5 has been used as inverter, connecting the ac
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Figure 4: Single-sided amplitude frequency spectrum of the dc-link capacitor
voltage difference.
Figure 5: Laboratory prototype: 50 kVA three-phase three-level NPC converter.
side of this converter prototype to the grid. In addition, a dig-
ital implementation of the controllers has been executed in a
TMS320VC33 floating point DSP homemade board running at
50 MHz. From the control action calculated by the DSP board,
the gating signals of the converter power switches are generated
by programmable gate logic devices. Besides, the same system
parameters described in Table 2 as well as the modulation strat-
egy considered in the previous section have been used in the
experiments. It is worth noticing that due to the low computa-
tional cost of the modulation strategy considered [46], there is
no need of special software optimization of the controllers, so
they can be directly implemented in the system.
The experiments are focused on the analysis of the steady-
state response of the system. In particular, the behavior of the
dc-link capacitor voltage difference is studied, comparing the
experimental results obtained when two different control algo-
rithms are applied. The first one is the control method proposed
in this paper, which is based on a disturbance rejection approach
and is developed in Section 5. The second one implements the
conventional PI controller defined by
δγ = − 1kd
(
k
(
v∗d − vd
)
+ ki
∫ t
0
(
v∗d − vd
)
dτ
)
. (33)
Consequently, this PI controller, which is also applied with the
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(a) Evolution of vd (solid) applying a conventional PI controller, and reference
value v∗d (dashed) of this variable.
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(b) Evolution of vd (solid) applying the proposed controller, and reference value
v∗d (dashed) of this variable.
Figure 6: Behavior of the difference between the dc-link capacitor voltages
during the experiments carried out.
purpose of achieving the capacitor voltage balancing, does not
include any estimate of the sinusoidal disturbance (24). Be-
sides, identical tuning parameters k and ki have been used for
both controllers. They are illustrated in Table 3, together with
the parameters of the instantaneous power controller also im-
plemented in the system.
Figure 6 depicts the evolution of variable vd. The two voltage
balance controllers considered show solid performance con-
cerning the requirement of practical stability of the system, be-
cause the voltage difference is kept close to zero. The results
obtained are better when the disturbance estimate of the state
observer is included in the control law, since vd remains around
zero presenting lower voltage deviations with respect to the
reference v∗d. These voltage deviations are lower that approx-
imately 10 V, so they represent, in the worst of the situations,
2.5% of the reference of each dc-link capacitor voltage, denoted
by v∗c. Note that, in the three-level NPC converter, there are two
capacitors in the dc link, so v∗c is defined by the half of the total
dc-link voltage, which is in this case Vdc = 800 V.
However, the main difference between the application of ei-
ther the proposed controller or the conventional PI controller
is related to the attenuation of the low-frequency ripple present
in the dc link, which is the main benefit of the controller pro-
posed in this paper. Figure 7 illustrates the amplitude frequency
spectrums of the variable vd. Considering the controller based
on the disturbance rejection approach, there is a very important
reduction of the frequency content at the frequency of the dis-
turbance, that is, at 150 Hz. In this way, there is almost an exact
disturbance cancelation, as can be seen in Fig. 7(b). In contrast,
when the PI controller is implemented, the frequency content at
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(a) Single-sided amplitude frequency spectrum of vd , when a PI controller is
implemented.
150 300 450 600 750 900 10000
0
2
4
6
8
Frequency (Hz)
|V d
( f
) |
(b) Single-sided amplitude frequency spectrum of vd , when the proposed con-
troller is implemented.
Figure 7: Single-sided amplitude frequency spectrums of the difference be-
tween the dc-link capacitor voltages obtained experimentally.
that particular frequency is much higher, since the controller is
not designed to mitigate the effects caused by the disturbance.
Essentially, this result is due to the fact that the PI controller
does not incorporate in the feedback any specific reduplicated
model or approximation of the dynamic structure of the distur-
bance to reject [33]. Therefore, the proposed control method
provides better results, and it is able to deal with the problems
associated with the dc-link capacitor voltages of the converter.
Besides, regarding the evolution of vd depicted in Fig. 6(b)
and the one that this variable presents in a simulation environ-
ment in Fig. 3, note that both show quite similar behaviors. The
voltage deviations of vd with respect to its reference are some
volts higher in Fig. 6(b), but this is a typical situation when
comparing real and practical cases with idealised ones. Addi-
tionally, the mitigation of the dc-link voltage ripple is achieved
in the experimental test as well as in the simulation. Hence,
the experimental results obtained serve to validate the proposed
control method but also to corroborate the mathematical anal-
ysis carried out previously in Section 4, supporting in this way
the approximated model (22) valid for any converter operating
point derived from this analysis.
Finally, Fig. 8 shows the phase currents of the system, when
the instantaneous active and reactive power references are set to
p∗ = 10 kW and q∗ = 10 kVAr, respectively. It is worth stress-
ing that the regulation of these variables is carried out indirectly
via the adopted direct power control strategy [47]. In addition,
it should be mentioned that since no fourth wire is introduced in
the NPC system addressed in this paper, the effects of the low-
frequency voltage ripple present in the dc link, with or without
compensation, are not significant in the phase current behavior.
Figure 8: Phase currents of the system obtained experimentally.
8. Conclusions
This paper has coped with several problems associated with
the dc-link capacitor voltages of the three-level NPC converter.
Specifically, it has coped with the imbalance problem of the
capacitor voltages and with the problem of the presence of a
low-frequency voltage ripple in the dc link. Considering a con-
tinuous model of the converter, an analysis of the converter
dynamics has led to an approximated model that allows treat-
ing both problems together using the classical formulation of a
problem of regulating the output of a system subject to distur-
bances. This key result facilitates the design of the proposed
controller, which is based on an asymptotic disturbance rejec-
tion approach.
Focusing on the experiments carried out, the results obtained
have proved the solid performance and usefulness of the pro-
posed controller, which is able to carry out the balancing of
the dc-link capacitor voltages, achieving almost an exact dis-
turbance cancelation. It also has been shown that if no spe-
cific action is introduced to reduce the dc-link voltage ripple,
its damaging effect is not mitigated. Besides, it should me men-
tioned that the implementation of the controller is not difficult
and does not require additional elements, which is a relevant
feature, and that the computational time is low.
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